Vivado IP Release Notes
This article contains a list of all 'Vivado™ IP Release Notes - All IP Change Log Information' answer records and the associated Vivado Tools release.
by: AMD
Forward Error Correction (FEC) codes such as Low Density Parity Check (LDPC) codes provide a means to control errors in data transmissions over unreliable or noisy communication channels.
Forward Error Correction (FEC) codes such as Low Density Parity Check (LDPC) codes provide a means to control errors in data transmissions over unreliable or noisy communication channels. The LDPC Encoder/Decoder core provides an optimized block for encoding and soft-decision decoding of these codes. Custom and standardized LDPC codes are supported through the ability to specify the parity check matrix through an AXI4-Lite bus.
Hardware Evaluation Time Out Period * : ~ 6 hrs
LogiCORE™ | Version | AXI4 Support | Software Support | Supported Device Families |
---|---|---|---|---|
LDPC Encoder/Decoder EF-DI-LDPC-ENC-DEC-SITE |
v2.0 | AXI4-Lite AXI4-Stream |
Vivado™ 2023.1 | Kintex™ UltraScale+™ Virtex™ UltraScale+ Kintex UltraScale™ Virtex UltraScale Kintex 7 Virtex 7 Versal™ Adaptive SoC |
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.